DRAM COMMAND SCHEDULING

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

UNIVERSITY

OF UTAH

THE

CS/ECE 7810: Advanced Computer Architecture

Overview

Upcoming deadline

Tonight: homework assignment will be posted


This lecture

- Basics of DRAM controllers
- Memory access scheduling
- Bank level parallel scheduler
- Thread cluster scheduling
- Self optimizing scheduler

DRAM Controller

Translate memory read/write requests to DRAM commands

DRAM controller enforces all of the timing constraints




Phase	Commands	Name	Value
1	$\begin{array}{l} \text{ACT} \rightarrow \text{READ} \\ \text{ACT} \rightarrow \text{WRITE} \end{array}$	tRCD	15ns
	$\mathrm{ACT} \to \mathrm{PRE}$	tRAS	37.5ns
2	$\begin{array}{l} \text{READ} \rightarrow \textit{data} \\ \text{WRITE} \rightarrow \textit{data} \end{array}$	tCL tCWL	15ns 11.25ns
	data burst	tBL	7.5ns
3	$\text{PRE} \rightarrow \text{ACT}$	tRP	15ns
1&3	$ACT \rightarrow ACT$	tRC (tRAS+tRP)	52.5ns

[slide ref: Mutlu]


Memory Access Scheduling


Command scheduling significantly reduces DRAM access time



FCFS vs. FR-FCFS


- □ Single bank memory
 - □ READ(B0,R0,C0) READ(B0,R1,C0) READ(B0,R0,C1)






FR-FCFS Scheduling

FR-FCFS policy: 1) row-hit first, 2) oldest first



Multi-Core Systems




Interference in the DRAM System

- Threads delay each other by causing resource contention
 - Bank, bus, row-buffer conflicts [MICRO 2007]
- Threads can also destroy each other's DRAM bank parallelism
 - Otherwise parallel requests can become serialized

- Traditional DRAM schedulers were unaware of inter-thread interference; they simply aim to maximize DRAM throughput
 - Thread-unaware and thread-unfair
 - No intent to service each thread's requests in parallel
 - FR-FCFS policy: 1) row-hit first, 2) oldest first
 - Unfairly prioritizes threads with high row-buffer locality


Bank Parallelism Interference



Bank access latencies of each thread serialized Each thread stalls for ~TWO bank access latencies


[Mutlu'08]

Parallelism-Aware Scheduler




Parallelism-Aware Batch Scheduling

- Schedule requests from a thread (to different banks) back to back
 - Preserves each thread's bank parallelism
 - This can cause starvation...
- Group a fixed number of oldest requests from each thread into a "batch"
 - Service the batch before all other requests



System Performance



[Mutlu'08]


Problem: Conflicting Objectives



Prioritize less memory-intensive threads

Fairness biased approach


Take turns accessing memory



Single policy for all threads is insufficient

[Kim'09]

Threads Are Different




- All requests parallel
- High bank-level parallelism

- All requests **→** Same row
- High row-buffer locality




[Kim'10]

Thread Cluster Memory Scheduling



Results: Fairness vs. Throughput



Problem: DRAM controllers difficult to design

- It is difficult for human designers to design a policy that can adapt itself very well to different workloads and different system conditions
- Idea: Design a memory controller that adapts its scheduling policy decisions to workload behavior and system conditions using machine learning
- Observation: Reinforcement learning maps nicely to memory control
- Design: Memory controller is a reinforcement learning agent that dynamically and continuously learns and employs the best scheduling policy




Figure 2: (a) Intelligent agent based on reinforcement learning principles; (b) DRAM scheduler as an RL-agent

[lpek'08]





Figure 4: High-level overview of an RL-based scheduler.

[lpek'08]






Figure 15: Performance comparison of FR-FCFS and RL-based memory controllers on systems with 6.4GB/s and 12.8GB/s peak DRAM bandwidth

[lpek'08]