

# PIPELINING: BRANCH AND MULTICYCLE INSTRUCTIONS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah


# Overview

- Announcement
  - ▣ Homework 2 release date: Sept. 11<sup>th</sup>
- This lecture
  - ▣ Data Hazards
  - ▣ Control hazards in the five-stage pipeline
  - ▣ Multicycle instructions
    - Pipelined
    - Unpipelined

# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


**Loading data from memory.**



# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


Loaded data will be available two cycles later.



# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


Inserting two bubbles.



# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


**Inserting single bubble + RF bypassing.**



# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


Using the result of an ALU instruction.



# Data Hazards

- True dependence: read-after-write (RAW)
  - ▣ Consumer has to wait for producer


Using the result of an ALU instruction.






# Data Hazards

- True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- ▣ Write must wait for earlier read



# Data Hazards

- True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- ▣ Write must wait for earlier read




# Data Hazards

- True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- Output dependence: write-after-write (WAW)
  - ▣ Old writes must not overwrite the younger write


$R1 \leftarrow R2 + R3$

$R1 \leftarrow R8 + R9$




# Data Hazards

- True dependence: read-after-write (RAW)
- Anti dependence: write-after-read (WAR)
- Output dependence: write-after-write (WAW)
  - ▣ Old writes must not overwrite the younger write



# Data Hazards

- Forwarding with additional hardware



# Data Hazards

- How to detect and resolve data hazards
  - ▣ Show all of the data hazards in the code below

$R1 \leftarrow \text{Mem}[R2]$


$R2 \leftarrow R1 + R0$

$R1 \leftarrow R1 - R2$

$\text{Mem}[R3] \leftarrow R2$

# Data Hazards

- How to detect and resolve data hazards
  - ▣ Show all of the data hazards in the code below



# Control Hazards

- Example C/C++ code

```
for (i=100; i != 0; i--) {  
    sum = sum + i;  
}  
total = total + sum;
```

**How many branches are in this code?**



# Control Hazards

- Example C/C++ code

```
for (i=100; i != 0; i--) {  
    sum = sum + i;  
}  
total = total + sum;
```

add r1, r0, #100

for:

beq r0, r1, next

add r2, r2, r1

sub r1, r1, #1

J for

next:


add r3, r3, r2

**What are possible target instructions?**

# Control Hazards

- Example C/C++ code

```
for (i=100; i != 0; i--) {  
    sum = sum + i;  
}  
total = total + sum;
```



**What happens inside the pipeline?**

# Handling Control Hazards

- 1. introducing stall cycles and delay slots
  - ▣ How many cycles/slots?
  - ▣ One branch per every six instructions on average!!

for:

add r1, r0, #100

beq r0, r1, next


nothing

nothing

add r2, r2, r1

sub r1, r1, #1

J for



# Handling Control Hazards

- 1. introducing stall cycles and delay slots
  - ▣ How many cycles/slots?
  - ▣ One branch per every six instructions on average!!

for:

add r1, r0, #100

beq r0, r1, next


nothing

add r2, r2, r1

sub r1, r1, #1

J for



nothing



1 additional delay slot, but longer path

# Handling Control Hazards

- 1. introducing stall cycles and delay slots
  - ▣ How many cycles/slots?
  - ▣ One branch per every six instructions on average!!



Reordering instructions may help

# Handling Control Hazards

- 1. introducing stall cycles and delay slots
  - ▣ How many cycles/slots?
  - ▣ One branch per every six instructions on average!!

add r1, r0, #100

for: beq r0, r1, next


nothing

add r2, r2, r1

J for

sub r1, r1, #1

next: add r3, r3, r2



**Jump and function calls can be resolved in the decode stage.**

# Handling Control Hazards

- 1. introducing stall cycles and delay slots
- 2. predict the branch outcome
  - simply assume the branch is taken or not taken
  - predict the next PC

add r1, r0, #100

for:

beq r0, r1, next


add r2, r2, r1

sub r1, r1, #1

J for

next:


add r3, r3, r2



May need to cancel the wrong path

# Multicycle Instructions

- Not all of the ALU operations complete in one cycle
  - ▣ Typically, FP operations need more time






# Multicycle Instructions


- Not all of the ALU operations complete in one cycle
  - ▣ pipelined and un-pipelined multicycle functional units

**Pipelined vs. un-pipelined?**



# Multicycle Instructions

- Structural hazards
  - ▣ potentially multiple RF writes



# Multicycle Instructions

- Data hazards
  - ▣ more read-after-write hazards

```
load f4, 0(r2)
```


```
mul f0, f4, f6
```

```
add f2, f0, f8
```

```
store f2, 0(r2)
```



# Multicycle Instructions

- Data hazards
  - ▣ more read-after-write hazards



# Multicycle Instructions

- Data hazards
  - ▣ more read-after-write hazards



# Multicycle Instructions

- Data hazards
  - ▣ potential write-after-write hazards

```
load f4, 0(r2)
```

```
mul f2, f4, f6
```

```
add f2, f0, f8
```

```
store f2, 0(r2)
```

# Multicycle Instructions

- Data hazards
  - ▣ potential write-after-write hazards

load f4, 0(r2)  
mul f2, f4, f6  
add f2, f0, f8  
store f2, 0(r2)

The diagram illustrates a write-after-write hazard. The first instruction, 'load f4, 0(r2)', has 'f4' circled in red. A red arrow points from this 'f4' to the 'f4' in the second instruction, 'mul f2, f4, f6', which is also circled in red. The third instruction, 'add f2, f0, f8', has 'f2' circled in red. A red arrow points from this 'f2' to the 'f2' in the fourth instruction, 'store f2, 0(r2)', which is also circled in red. This sequence shows that the value of f4 is overwritten by the second instruction, and the value of f2 is overwritten by the third instruction, creating a hazard for the fourth instruction.






# Multicycle Instructions

- Data hazards
  - ▣ potential write-after-write hazards


load f4, 0(r2)  
mul f2, f4, f6  
add f2, f0, f8  
store f2, 0(r2)



**Out of Order  
Write-back!!**

# Multicycle Instructions

- Data hazards
  - ▣ potential write-after-write hazards



# Multicycle Instructions

- Imprecise exception
  - ▣ instructions do not necessarily complete in program order

```
load f4, 0(r2)
```

```
mul f2, f4, f6
```


```
add f3, f0, f8
```

```
store f2, 0(r2)
```




# Multicycle Instructions

- Imprecise exception
  - ▣ instructions do not necessarily complete in program order



# Multicycle Instructions

- Imprecise exception
  - ▣ state of the processor must be kept updated with respect to the program order




**In-order register file updates**

# Reorder Buffer

## □ Multicycle Instructions

```
mul f2, f4, f6  
add f4, f0, f1  
sub f6, f3, f7
```



# Reorder Buffer

## □ Multicycle Instructions

```
mul f2, f4, f6  
add f4, f0, f1  
sub f6, f3, f7
```

