

PIPELINE HAZARDS

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing


University of Utah

Overview

- This lecture
 - ▣ Pipeline Hazards
 - Structural
 - Data
 - Control

Pipelined Architecture


- Five stage pipeline
 - ▣ Critical path determines the cycle time



Pipelined Architecture

- The more overlapping instructions: the better performance.
 - ▣ n : # instructions, p : # pipeline stages, and s : # stall cycles


Ideal pipelining




Pipelined Architecture

- The more overlapping instructions: the better performance.
 - ▣ n : # instructions, p : # pipeline stages, and s : # stall cycles

Ideal pipelining



Real pipelining




Pipeline Hazards

- **Structural hazards:** multiple instructions compete for the same resource
- **Data hazards:** a dependent instruction cannot proceed because it needs a value that hasn't been produced
- **Control hazards:** the next instruction cannot be fetched because the outcome of an earlier branch is unknown


Structural Hazard in the Pipeline

- Unified memory and register file.




Structural Hazards

- 1. Unified memory for instruction and data




Structural Hazards

- 1. Unified memory for instruction and data




Structural Hazards

- 1. Unified memory for instruction and data
- 2. Register file with shared read/write access ports




Structural Hazards

- 1. Unified memory for instruction and data
- 2. Register file with shared read/write access ports



Data Hazards


- Solution: register read and write in half cycles



Data Hazards

- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer

Loading data from memory.




Data Hazards

- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer

Loaded data will be available two cycles later.


lw \$1, 0(\$2)
add \$3, \$1, \$0
sub \$4, \$1, \$3



Data Hazards

- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer


Inserting two bubbles.



Data Hazards

- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer


Inserting single bubble + RF bypassing.



Data Hazards

- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer


Using the result of an ALU instruction.



Data Hazards


- True dependence: read-after-write (RAW)
 - ▣ Consumer has to wait for producer

Using the result of an ALU instruction.



Data Hazards

- Forwarding with additional hardware



Data Hazards

- How to detect and resolve data hazards
 - ▣ Show all of the data hazards in the code below

```
lw $1, 0($2)
```

```
add $2, $1, $0
```

```
sub $1, $1, $2
```

```
sw $2, 0($3)
```

Data Hazards

- How to detect and resolve data hazards
 - ▣ Show all of the data hazards in the code below

lw \$1, 0(\$2) \$1 ← Mem[\$2]


add \$2, \$1, \$0 \$2 ← \$1+\$0

sub \$1, \$1, \$2 \$1 ← \$1-\$2

sw \$2, 0(\$3) Mem[\$3] ← \$2

Data Hazards

- How to detect and resolve data hazards
 - ▣ Show all of the data hazards in the code below



Data Hazards

- How to detect and resolve data hazards
 - ▣ Show all of the data hazards in the code below

$\$1 \leftarrow \text{Mem}[\$2]$

$\$2 \leftarrow \$1 + \$0$

$\$1 \leftarrow \$1 - \$2$

$\text{Mem}[\$3] \leftarrow \2

WAR



Data Hazards

- How to detect and resolve data hazards
 - ▣ Show all of the data hazards in the code below

\$1 ← Mem[\$2]

\$2 ← \$1 + \$0

\$1 ← \$1 - \$2

Mem[\$3] ← \$2

RAW

