SINGLE-CYCLE AND PIPELINED CPU

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing

University of Utah

THE

F UTAH

UNIVERSITY CS/ECE 3810: Computer Organization

Overview

This lecture

Single Cycle Processor

Basic block

Datapath


Sequence of processing tasks

Multi-Cycle/Pipelined Processor

Intro

Recall: Simple Processor

- Fetch unit is involved in processing all instructions
 - Program counter (PC) and instruction memory




R-type Instructions

Instructions of the form




Registers and ALU




I-type Instructions

Instructions of the form



Where is the constant operand




I-type Instructions

Instructions of the form




Where is the constant operand




J-type Instructions

Instructions of the form




The Processor Datapath

Control signals are generated per instruction




The Single Cycle MIPS Processor

□ A new PC is locked at the beginning of each cycle




Processing Instructions

□ A sequence of processing tasks per instruction




Processing Instructions

- Every RISC instruction may require multiple processing steps
 - Instruction Fetch (IF)
 - Instruction Decode (ID)
 - Register Read (RR)
 - All instructions?
 - Execute Instructions (EXE)
 - Memory Access (MEM)
 - All instructions?
 - Register Write Back (WB)




Single-cycle MIPS Architecture


- Example: simple MIPS architecture
 - Critical path includes all of the processing steps



Single-cycle RISC Architecture




Single-cycle RISC Architecture



Time

Reusing Idle Resources


- □ Each processing step finishes in a fraction of a cycle
 - Idle resources can be reused for processing next instructions



Pipelined Architecture

□ Five stage pipeline


Critical path determines the cycle time



Pipelined Architecture

- Example program
 CT=1.5ns; CPU Time = ?
- AND \$1,\$2,\$3 XOR \$4,\$2,\$3
- SUB \$5,\$1,\$4
- ADD \$6,\$1,\$4

MUL \$7,\$5,\$6









Pipelined Architecture

- Example program
 - □ CT=1.5ns; CPU Time = 9 x 1.5ns = 13.5ns

Time

