

SINGLE-CYCLE AND PIPELINED CPU

Mahdi Nazm Bojnordi

Assistant Professor

School of Computing


University of Utah

Overview

- This lecture
 - ▣ Single Cycle Processor
 - Basic block
 - Datapath
 - Sequence of processing tasks
 - ▣ Multi-Cycle/Pipelined Processor
 - Intro


Recall: Simple Processor

- Fetch unit is involved in processing all instructions
 - ▣ Program counter (PC) and instruction memory



R-type Instructions

- Instructions of the form



▣ Example: **add \$t1, \$t2, \$t3**

- Registers and ALU




I-type Instructions

- Instructions of the form




- ▣ Examples: `lw $t1, 8($t2)` and `sw $t1, 8($t2)`
- Registers, ALU, and data memory
 - ▣ Where is the constant operand



I-type Instructions


- Instructions of the form



- ▣ Examples: `lw $t1, 8($t2)` and `sw $t1, 8($t2)`

- Registers, ALU, and data memory

- ▣ Where is the constant operand




J-type Instructions

□ Instructions of the form




▣ Example: **beq \$t1, \$t2, offset**




The Processor Datapath

- Control signals are generated per instruction




The Single Cycle MIPS Processor

- A new PC is locked at the beginning of each cycle





Processing Instructions

- A sequence of processing tasks per instruction




Processing Instructions

- Every RISC instruction may require multiple processing steps
 - ▣ Instruction Fetch (IF)
 - ▣ Instruction Decode (ID)
 - ▣ Register Read (RR)
 - All instructions?
 - ▣ Execute Instructions (EXE)
 - ▣ Memory Access (MEM)
 - All instructions?
 - ▣ Register Write Back (WB)



Single-cycle MIPS Architecture

- Example: simple MIPS architecture
 - ▣ Critical path includes all of the processing steps



Single-cycle RISC Architecture


- Example program
 - ▣ $CT=6ns$; CPU Time = ?



Single-cycle RISC Architecture


- Example program

- ▣ $CT=6ns$; CPU Time = $5 \times 6ns = 30ns$




Reusing Idle Resources

- Each processing step finishes in a fraction of a cycle
 - ▣ Idle resources can be reused for processing next instructions




Pipelined Architecture

- Five stage pipeline
 - ▣ Critical path determines the cycle time



Pipelined Architecture

- Example program
 - ▣ $CT = 1.5\text{ns}$; CPU Time = ?



Pipelined Architecture

- Example program

- ▣ $CT=1.5ns$; CPU Time = $9 \times 1.5ns = 13.5ns$

